2000 Index
IEEE Transactions on Computers
Vol. 49

This index covers all technical items - papers, correspondence, reviews, etc. that appeared in this periodical during 2000, and items from previous years that were commented upon or corrected in 2000. In the case of magazines, departments and other items may be also covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Subject cross-references are included to assist in finding items of interest. Note that the item title is found only under the primary entry in the Author Index.

AUTHOR INDEX

A

Abdelzaher, T.F., and K.G. Shin. Period-based load partitioning and assignment for large real-time applications; *T-C Jan 00* 81-87

Abdelzaher, T.F., E.M. Atkins, and K.G. Shin. QoS negotiation in real-time systems and its application to automated flight control; *T-C Nov 00* 1170-1183

Akkas, A., *see* Schulte, M.J., *T-C Jul 00* 681-691

Al-Bassam, S. Another method for constructing t-EC/AUED codes; *T-C Sep 00* 964-966

Antelo, E., T. Lang, and J.D. Bruguera. Very-high radix circular CORDIC: vectoring and unified rotation/vectoring; *T-C Jul 00* 727-739

Assis, F.M., and C.E. Pedreira. An architecture for computing Zech's logarithms in GF(2^m); *T-C May 00* 519-524

Atkins, E.M., *see* Abdelzaher, T.F., *T-C Nov 00* 1170-1183

Aylor, J.H., *see* McKee, S.A., *T-C Nov 00* 1255-1271

Azadmanesh, M.H., and R.M. Kieckhafer. Exploiting omissive faults in synchronous approximate agreement; *T-C Oct 00* 1031-1042

Azizoglu, M.C., and O. Egecioglu. Lower bounds on communication loads and optimal placements in torus networks; *T-C Mar 00* 259-266

B

Bagherzadeh, N., *see* Singh, H., *T-C May 00* 465-481

Balkenhol, B., and S. Kurtz. Universal data compression based on the Burrows-Wheeler transformation: theory and practice; *T-C Oct 00* 1043-1053

Balzola, P.I., *see* Schulte, M.J., *T-C Jul 00* 681-691

Banatre, M., *see* Morin, C., *T-C May 00* 414-430

Banerjee, S., *see* Chatterjee, M., *T-C Jan 00* 16-32

Barrett, P., *see* Poledna, S., *T-C Feb 00* 100-111

Bertolazzi, P., G. Di Battista, and W. Didimo. Computing orthogonal drawings with the minimum number of bends; *T-C Aug 00* 826-840

Bhattacharya, B.B., *see* Das, D.K., *T-C Sep 00* 992-997

Bhattacharya, U.K., *see* Das, D.K., *T-C Sep 00* 992-997

Bhuyan, L.N., *see* Iyer, R.R., *T-C Aug 00* 779-797

Bic, L., *see* Meng-Lai Yin, *T-C Sep 00* 958-963

Blough, D.M., *see* Meng-Lai Yin, *T-C Sep 00* 958-963

Bondavalli, A., S. Chiaradonna, F. Di Giandomenico, and F. Grandoni. Threshold-based mechanisms to discriminate transient from intermittent faults; *T-C Mar 00* 230-245

Breuer, M.A., *see* Srinivasan, R., *T-C Nov 00* 1228-1240

Brewer, F., *see* Shi-Yu Huang, *T-C May 00* 443-464

Brocato, R.W., *see* Schulte, M.J., *T-C Jul 00* 681-691

Brockmeyer, M., F. Jahanian, C. Heitmeyer, and E. Winner. A flexible, extensible simulation environment for testing real-time specifications; *T-C Nov 00* 1184-1201

Bruck, J., *see* Fan, C.C., *T-C Sep 00* 998-1004

Bruguera, J.D., *see* Antelo, E., *T-C Jul 00* 727-739

Burns, A., *see* Poledna, S., *T-C Feb 00* 100-111

C

Chang Han Kim, *see* Sangho Oh, *T-C Oct 00* 1133-1138

Chang Pao-Yuan, *see* Pao-Yuan Chang, *T-C Sep 00* 971-977

Chang Yao-Wen, *see* Michael Shyu, *T-C Apr 00* 348-359

Chang Yu-Dong, *see* Michael Shyu, *T-C Apr 00* 348-359

Chantrapornchai, C., *see* Tongsima, S., *T-C Jan 00* 65-80

Chao-Ju Hou, *see* Ching-Chih Han, *T-C Oct 00* 1110-1119

Charcranoon, S., T.G. Robertazzi, and S. Luryi. Parallel processor configuration design with processing/transmission costs; *T-C Sep 00* 987-991

Chatterjee, M., S. Banerjee, and D.K. Pradhan. Buffer assignment algorithms on data driven ASICs; *T-C Jan 00* 16-32

Chaves Filho, E.M., *see* Singh, H., *T-C May 00* 465-481

Chein-Wei Jen, *see* Wen-Chang Yeh, *T-C Jul 00* 692-701

Chen Chichyang, *see* Chichyang Chen, *T-C Jul 00* 716-726

Chen Chiuyuan, *see* Chiuyuan Chen, *T-C Sep 00* 977-979

Chen Deng-Jyi, *see* Pao-Yuan Chang, *T-C Sep 00* 971-977

Cheng Fu-Chiung, *see* Fu-Chiung Cheng, *T-C Jul 00* 659-672

Cheng Kwang-Ting, *see* Shi-Yu Huang, *T-C May 00* 443-464

Cheng-Wen Wu, *see* Kun-Jin Lin, *T-C Oct 00* 1139-1145

Chen Kuang-Chien, *see* Shi-Yu Huang, *T-C May 00* 443-464

Chen Rong-Jaye, *see* Yi-Bing Lin, *T-C Feb 00* 148-159

Chen Rui-Lin, *see* Chichyang Chen, *T-C Jul 00* 716-726

Cheon Dong Hyeon, *see* Sangho Oh, *T-C Oct 00* 1133-1138

Chester, E.I., *see* Coleman, J.N., *T-C Jul 00* 702-715

Chester, E.I., *see* Coleman, J.N., *T-C Oct 00* 1152

Chia-Lin Yang, B. Sano, and A.R. Lebeck. Exploiting parallelism in geometry processing with general purpose processors and floating-point SIMD instructions; *T-C Sep 00* 934-946

Chiaradonna, S., *see* Bondavalli, A., *T-C Mar 00* 230-245

Chichyang Chen, Rui-Lin Chen, and Chih-Huan Yang. Pipelined computation of very large word-length LNS addition/subtraction with polynomial hardware cost; *T-C Jul 00* 716-726

Chih-Huan Yang, *see* Chichyang Chen, *T-C Jul 00* 716-726

Ching-Chih Han, K.G. Shin, and Sang Kyun Yun. On load balancing in multicomputer/distributed systems equipped with circuit or cut-through switching capability; *T-C Sep 00* 947-957

Ching-Chih Han, Chao-Ju Hou, Kar Sun Tsoi, and S. Ho. Dynamic establishment and termination of real-time message streams in dual-bus networks; *T-C Oct 00* 1110-1119

Chin-Liang Wang, and Jyh-Huei Guo. New systolic arrays for C+AB^2, inversion, and division in GF(2^m); *T-C Oct 00* 1120-1125

Chin Yeh-Hao, *see* Hsien-Sheng Hsiao, *T-C Sep 00* 980-986

Chiuyuan Chen, and F.K. Hwang. The minimum distance diagram of double-loop networks; *T-C Sep 00* 977-979

Chor Ping Low An efficient reconfiguration algorithm for degradable VLSI/WSI arrays; *T-C Jun 00* 553-559

Chung-Yang Huang, *see* Shi-Yu Huang, *T-C May 00* 443-464

Clark, A., *see* Golic, J.D., *T-C Oct 00* 1100-1109

Cohen, W.E., D.W. Hyde, and R.K. Gaede. An optical bus-based distributed dynamic barrier mechanism; *T-C Dec 00* 1354-1365

Coleman, J.N., E.I. Chester, C.I. Softley, and J. Kadlec. Arithmetic on the European logarithmic microprocessor; *T-C Jul 00* 702-715

Coleman, J.N., E.I. Chester, C.I. Softley, and J. Kadlec. Corrections to "Arithmetic on the European logarithmic microprocessor" [Jul 00 702-715]; *T-C Oct 00* 1152

Constantinescu, C. Teraflops supercomputer: architecture and validation of the fault tolerance mechanisms; *T-C Sep 00* 886-894

Conte, T.M., and S. Sathaye. Properties of rescheduling size invariance for dynamic rescheduling-based VLIW cross-generation compatibility; *T-C Aug 00* 814-825

Cotofana, S., and S. Vassiliadis. Signed digit addition and related operations with threshold logic; *T-C Mar 00* 193-207

D

Das, A., *see* Ramalingom, T., *T-C Apr 00* 317-330
Das, D.K., U.K. Bhattacharya, and B.B. Bhattacharya. Isomorph-redundancy in sequential circuits; *T-C Sep 00* 992-997
Datta, A., S.H. Son, and V. Kumar. Is a bird in the hand worth more than two in the bush? Limitations of priority cognizance in conflict resolution for firm real-time database systems; *T-C May 00* 482-502
Dawson, E., *see* Golic, J.D., *T-C Oct 00* 1100-1109
Deng-Jyi Chen, *see* Pao-Yuan Chang, *T-C Sep 00* 971-977
Di Battista, G., *see* Bertolazzi, P., *T-C Aug 00* 826-840
Didimo, W., *see* Bertolazzi, P., *T-C Aug 00* 826-840
Di Giandomenico, F., *see* Bondavalli, A., *T-C Mar 00* 230-245
Dimitrov, V.S., G.A. Jullien, and W.C. Miller. Complexity and fast algorithms for multiexponentiations; *T-C Feb 00* 141-147
Di Natale, M., and J.A. Stankovic. Scheduling distributed real-time tasks with minimum jitter; *T-C Apr 00* 303-316
Dong Hyeon Cheon, *see* Sangho Oh, *T-C Oct 00* 1133-1138
Dubrova, E.V., and L. Macchiarulo. A comment on "Graph-based algorithm for Boolean function manipulation" [by R.E. Bryant, Aug 86 677-691]; *T-C Nov 00* 1290-1292
Dubrova, E.V., and J.C. Muzio. Easily testable multiple-valued logic circuits derived from Reed-Muller circuits; *T-C Nov 00* 1285-1289
Du Xing, *see* Xing Du, *T-C Sep 00* 915-933

E

Efstathiou, C., *see* Kalampoukas, L., *T-C Jul 00* 673-680
Egecioglu, O., *see* Azizoglu, M.C., *T-C Mar 00* 259-266
Ercegovac, M.D., T. Lang, J.-M. Muller, and A. Tisserand. Reciprocation, square root, inverse square root, and some elementary functions using small multipliers; *T-C Jul 00* 628-637
Ercegovac, M.D., L. Imbert, D.W. Matula, J.-M. Muller, and G. Wei. Improving Goldschmidt division, square root, and square root reciprocal; *T-C Jul 00* 759-763
Even, G., *see* Nielsen, A.M., *T-C Jan 00* 33-47
Even, G., and W.J. Paul. On the design of IEEE compliant floating point units; *T-C May 00* 398-413
Even, G., and P.-M. Seidel. A comparison of three rounding algorithms for IEEE floating-point multiplication; *T-C Jul 00* 638-650

F

Fan, C.C., and J. Bruck. Tolerating multiple faults in multistage interconnection networks with minimal extra stages; *T-C Sep 00* 998-1004
Fan, H., *see* Wu, Y.-L., *T-C Dec 00* 1371-1379
Favalli, M., *see* Metra, C., *T-C Jun 00* 560-574
Field, B., T.F. Znati, and D. Mosse. V-NET: A versatile network architecture for flexible delay guarantees in real-time networks; *T-C Aug 00* 841-858
Frougny, C. On-the-fly algorithms and sequential machines; *T-C Aug 00* 859-863
Fu-Chiung Cheng, S.H. Unger, and M. Theobald. Self-timed carry-lookahead adders; *T-C Jul 00* 659-672
Fujita, S. Neighborhood information dissemination in the star graph; *T-C Dec 00* 1366-1370
Fujiwara, H. A new class of sequential circuits with combinational test generation complexity; *T-C Sep 00* 895-905
Fummi, F., and D. Sciuto. A hierarchical test generation approach for large controllers; *T-C Apr 00* 289-303

G

Gaede, R.K., *see* Cohen, W.E., *T-C Dec 00* 1354-1365
Gallagher, W.L., and E.E. Swartzlander, Jr. Fault-tolerant Newton-Raphson and Goldschmidt dividers using time shared TMR; *T-C Jun 00* 588-595
Gao, G.R., and V. Sarkar. Location consistency-a new memory model and cache consistency protocol; *T-C Aug 00* 798-813
Gefflaut, A., *see* Morin, C., *T-C May 00* 414-430
Gerber, R., *see* Kang, D.-I., *T-C Nov 00* 1155-1169
Gizopoulos, D., *see* Psarakis, M., *T-C Oct 00* 1083-1099
Golic, J.D., A. Clark, and E. Dawson. Generalized inversion attack on nonlinear filter generators; *T-C Oct 00* 1100-1109
Grandoni, F., *see* Bondavalli, A., *T-C Mar 00* 230-245
Guangming Lu, *see* Singh, H., *T-C May 00* 465-481
Guang-Ming Wu, *see* Michael Shyu, *T-C Apr 00* 348-359
Guo Jyh-Huei, *see* Chin-Liang Wang, *T-C Oct 00* 1120-1125
Gupta, M., *see* Kin, J., *T-C Jan 00* 1-15
Gupta, S.K., *see* Srinivasan, R., *T-C Nov 00* 1228-1240

H

Hagbae Kim, and K.G. Shin. Evaluation of fault tolerance latency from real-time application's perspectives; *T-C Jan 00* 55-64
Halbutogullari, A., and C.K. Koc. Mastrovito multiplier for general irreducible polynomials; *T-C May 00* 503-518
Hall, D.V., *see* Kalay, U., *T-C Mar 00* 267-276
Han Ching-Chih, *see* Ching-Chih Han, *T-C Sep 00* 947-957
Han Ching-Chih, *see* Ching-Chih Han, *T-C Oct 00* 1110-1119
Han Kim Chang, *see* Sangho Oh, *T-C Oct 00* 1133-1138
Hasan, M.A. Look-up table-based large finite field multiplication in memory constrained cryptosystems; *T-C Jul 00* 749-758
Hasan, M.A., and A.G. Wassal. VLSI algorithms, architectures, and implementation of a versatile GF(2^m) processor; *T-C Oct 00* 1064-1073
Heinrich-Litan, L., and P. Molitor. Least upper bounds for the size of OBDDs using symmetry properties; *T-C Apr 00* 360-368
Heitmeyer, C., *see* Brockmeyer, M., *T-C Nov 00* 1184-1201
Hiasat, A.A. New efficient structure for a modular multiplier for RNS; *T-C Feb 00* 170-174
Ho, S., *see* Ching-Chih Han, *T-C Oct 00* 1110-1119
Hong, S.I., *see* McKee, S.A., *T-C Nov 00* 1255-1271
Horita, T., and I. Takanami. Fault-tolerant processor arrays based on the 1 1/2 -track switches with flexible spare distributions; *T-C Jun 00* 542-552
Ho Shao-Juen, *see* Tei-Wei Kuo, *T-C Feb 00* 112-126
Hosseini-Khayat, S. On optimal replacement of nonuniform cache objects; *T-C Aug 00* 769-778
Hou Chao-Ju, *see* Ching-Chih Han, *T-C Oct 00* 1110-1119
Hsiao Hsien-Sheng, *see* Hsien-Sheng Hsiao, *T-C Sep 00* 980-986
Hsien-Sheng Hsiao, Yeh-Hao Chin, and Wei-Pang Yang. Reaching fault diagnosis agreement under a hybrid fault model; *T-C Sep 00* 980-986
Hsu, T., J.C. Lee, D.R. Lopez, and W.A. Royce. Task allocation on a network of processors; *T-C Dec 00* 1339-1353
Huang, J., and D.J. Lilja. Extending value reuse to basic blocks with compiler support; *T-C Apr 00* 331-347
Huang Chung-Yang, *see* Shi-Yu Huang, *T-C May 00* 443-464
Huang Shi-Yu, *see* Shi-Yu Huang, *T-C May 00* 443-464
Huang Wei Kang, *see* Wei Kang Huang, *T-C Jan 00* 48-54
Hwang, F.K., *see* Chiuyuan Chen, *T-C Sep 00* 977-979
Hyde, D.W., *see* Cohen, W.E., *T-C Dec 00* 1354-1365
Hyeon Cheon Dong, *see* Sangho Oh, *T-C Oct 00* 1133-1138

I

Imbert, L., *see* Ercegovac, M.D., *T-C Jul 00* 759-763
Irrinki, S., *see* Zhao, J., *T-C Oct 00* 1054-1063
Iyer, R.R., and L.N. Bhuyan. Design and evaluation of a switch cache architecture for CC-NUMA multiprocessors; *T-C Aug 00* 779-797

J

Jahanian, F., *see* Brockmeyer, M., *T-C Nov 00* 1184-1201
Jen Chein-Wei, *see* Wen-Chang Yeh, *T-C Jul 00* 692-701
Jha, N.K., *see* Lakshminarayana, G., *T-C Sep 00* 865-885
Jie Wu, *see* Li Sheng, *T-C Sep 00* 1005
Jongin Lim, *see* Sangho Oh, *T-C Oct 00* 1133-1138
Joye, M., and Sung-Ming Yen. Optimal left-to-right binary signed-digit recoding; *T-C Jul 00* 740-748
Joye, M., *see* Sung-Ming Yen, *T-C Sep 00* 967-970
Jullien, G.A., *see* Dimitrov, V.S., *T-C Feb 00* 141-147
Jyh-Huei Guo, *see* Chin-Liang Wang, *T-C Oct 00* 1120-1125

K

Kadlec, J., *see* Coleman, J.N., *T-C Jul 00* 702-715

Kadlec, J., *see* Coleman, J.N., *T-C Oct 00* 1152
Kalamatianos, J., *see* Kalampoukas, L., *T-C Jul 00* 673-680
Kalampoukas, L., D. Nikolos, C. Efstathiou, H.T. Vergos, and J. Kalamatianos. High-speed parallel-prefix modulo 2^n-1 adders; *T-C Jul 00* 673-680
Kalay, U., D.V. Hall, and M.A. Perkowski. A minimal universal test set for self-test of EXOR-Sum-of-Products circuits; *T-C Mar 00* 267-276
Kang, D.-I., R. Gerber, and M. Saksena. Parametric design synthesis of distributed embedded systems; *T-C Nov 00* 1155-1169
Kang Huang Wei, *see* Wei Kang Huang, *T-C Jan 00* 48-54
Karri, R., K. Kim, and M. Potkonjak. Computer aided design of fault-tolerant application specific programmable processors; *T-C Nov 00* 1272-1284
Kar Sun Tsoi, *see* Ching-Chih Han, *T-C Oct 00* 1110-1119
Kavi, K.M., *see* Pao-Yuan Chang, *T-C Sep 00* 971-977
Kermarrec, A.-M., *see* Morin, C., *T-C May 00* 414-430
Kleckhafer, R.M., *see* Azadmanesh, M.H., *T-C Oct 00* 1031-1042
Kim, K., *see* Karri, R., *T-C Nov 00* 1272-1284
Kim Chang Han, *see* Sangho Oh, *T-C Oct 00* 1133-1138
Kim Hagbae, *see* Hagbae Kim, *T-C Jan 00* 55-64
Kin, J., M. Gupta, and W.H. Mangione-Smith. Filtering memory references to increase energy efficiency; *T-C Jan 00* 1-15
Klenke, R.H., *see* McKee, S.A., *T-C Nov 00* 1255-1271
Koc, C.K., *see* Halbutogullari, A., *T-C May 00* 503-518
Koc, C.K., *see* Savas, E., *T-C Jul 00* 763-766
Koren, I., and Z. Koren. Incorporating yield enhancement into the floorplanning process; *T-C Jun 00* 532-541
Koren, I., and P. Kornerup. NEED; *T-C Jul 00* 625-627
Koren, Z., *see* Koren, I., *T-C Jun 00* 532-541
Kornerup, P., *see* Koren, I., *T-C Jul 00* 625-627
Kranakis, E., and A. Pelc. Better adaptive diagnosis of hypercubes; *T-C Oct 00* 1013-1020
Krishnaswamy, U., and I.D. Scherson. A framework for computer performance evaluation using benchmark sets; *T-C Dec 00* 1325-1338
Kuang-Chien Chen, *see* Shi-Yu Huang, *T-C May 00* 443-464
Kumar, A. An efficient SuperGrid protocol for high availability and load balancing; *T-C Oct 00* 1126-1133
Kumar, V., *see* Datta, A., *T-C May 00* 482-502
Kun-Jin Lin, and Cheng-Wen Wu. A low-power CAM design for LZ data compression; *T-C Oct 00* 1139-1145
Kuo, T.-W., and A.K. Mok. Real-time data semantics and similarity-based concurrency control; *T-C Nov 00* 1241-1254
Kuo Tei-Wei, *see* Tei-Wei Kuo, *T-C Feb 00* 112-126
Kurdahi, F.J., *see* Singh, H., *T-C May 00* 465-481
Kurtz, S., *see* Balkenhol, B., *T-C Oct 00* 1043-1053
Kusalik, A., *see* Patel, A., *T-C Feb 00* 160-169
Kuwahara, S., *see* Takagi, N., *T-C Oct 00* 1074-1082
Kwang-Ting Cheng, *see* Shi-Yu Huang, *T-C May 00* 443-464
Kyun Yun Sang, *see* Ching-Chih Han, *T-C Sep 00* 947-957

L

Lai Wei-Ru, *see* Yi-Bing Lin, *T-C Feb 00* 148-159
Lakshminarayana, G., A. Raghunathan, and N.K. Jha. Behavioral synthesis of fault secure controller/datapaths based on aliasing probability analysis; *T-C Sep 00* 865-885
Lang, T., *see* Ercegovac, M.D., *T-C Jul 00* 628-637
Lang, T., *see* Antelo, E., *T-C Jul 00* 727-739
Lebeck, A.R., *see* Chia-Lin Yang, *T-C Sep 00* 934-946
Lee, J.C., *see* Hsu, T., *T-C Dec 00* 1339-1353
Lee Lin-Wen, *see* Lin-Wen Lee, *T-C Feb 00* 127-140
Lee Ming-Hau, *see* Singh, H., *T-C May 00* 465-481
Li, K., and Y. Pan. Probabilistic analysis of scheduling precedence constrained parallel tasks on multicomputers with contiguous processor allocation; *T-C Oct 00* 1021-1030
Liberato, F., R. Melhem, and D. Mosse. Tolerance to multiple transient faults for aperiodic tasks in hard real-time systems; *T-C Sep 00* 906-914
Lilja, D.J., *see* Huang, J., *T-C Apr 00* 331-347
Lim, H., V. Piuri, and E.E. Swartzlander, Jr. A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms; *T-C Dec 00* 1297-1309
Lim Jongin, *see* Sangho Oh, *T-C Oct 00* 1133-1138
Lin Kun-Jin, *see* Kun-Jin Lin, *T-C Oct 00* 1139-1145
Lin-Wen Lee, P. Scheuermann, and R. Vingralek. File assignment in parallel I/O systems with minimal variance of service time; *T-C Feb 00* 127-140
Lin Yi-Bing, *see* Yi-Bing Lin, *T-C Feb 00* 148-159
Li Sheng, and Jie Wu. A note on "A tight lower bound on the number of channels required for deadlock-free wormhole routing"; *T-C Sep 00* 1005
Lombardi, F., *see* Wei Kang Huang, *T-C Jan 00* 48-54
Lombardi, F., and M. Sami. Guest editors' introduction [to the special section on defect tolerance of digital systems]; *T-C Jun 00* 529-531
Lombardi, F., *see* Zhao, J., *T-C Oct 00* 1054-1063
Lopez, D.R., *see* Hsu, T., *T-C Dec 00* 1339-1353
Low Chor Ping, *see* Chor Ping Low, *T-C Jun 00* 553-559
Lu Guangming, *see* Singh, H., *T-C May 00* 465-481
Luk, C.-K., *see* Mowry, T.C., *T-C Apr 00* 369-384
Luo, Z., and M. Martonosi. Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques; *T-C Mar 00* 208-218
Luryi, S., *see* Charcranoon, S., *T-C Sep 00* 987-991
Lyu, C.N., *see* Nielsen, A.M., *T-C Jan 00* 33-47

M

Macchiarulo, L., *see* Dubrova, E.V., *T-C Nov 00* 1290-1292
Mangione-Smith, W.H., *see* Kin, J., *T-C Jan 00* 1-15
Marek-Sadowska, M., *see* Wu, Y.-L., *T-C Dec 00* 1371-1379
Martonosi, M., *see* Luo, Z., *T-C Mar 00* 208-218
Matula, D.W., *see* Nielsen, A.M., *T-C Jan 00* 33-47
Matula, D.W., *see* Ercegovac, M.D., *T-C Jul 00* 759-763
McCrosky, C., *see* Patel, A., *T-C Feb 00* 160-169
McKee, S.A., W.A. Wulf, J.H. Aylor, R.H. Klenke, M.H. Salinas, S.I. Hong, and D.A.B. Weikle. Dynamic access ordering for streamed computations; *T-C Nov 00* 1255-1271
Melhem, R., *see* Liberato, F., *T-C Sep 00* 906-914
Meng-Lai Yin, D.M. Blough, and L. Bic. A dependability analysis for systems with global spares; *T-C Sep 00* 958-963
Menon, P.R., *see* Tekumalla, R.C., *T-C Mar 00* 277-282
Metra, C., M. Favalli, and B. Ricco. Self-checking detection and diagnosis of transient, delay, and crosstalk faults affecting bus lines; *T-C Jun 00* 560-574
Meyer, F.J., *see* Wei Kang Huang, *T-C Jan 00* 48-54
Michael Shyu, Guang-Ming Wu, Yu-Dong Chang, and Yao-Wen Chang. Generic universal switch blocks; *T-C Apr 00* 348-359
Miller, W.C., *see* Dimitrov, V.S., *T-C Feb 00* 141-147
Ming-Hau Lee, *see* Singh, H., *T-C May 00* 465-481
Mizunuma, I., *see* Shen, C., *T-C Nov 00* 1202-1214
Mok, A.K., *see* Kuo, T.-W., *T-C Nov 00* 1241-1254
Molitor, P., *see* Heinrich-Litan, L., *T-C Apr 00* 360-368
Moon, S.-W., J. Rexford, and K.G. Shin. Scalable hardware priority queue architectures for high-speed packet switches; *T-C Nov 00* 1215-1227
Morin, C., A.-M. Kermarrec, M. Banatre, and A. Gefflaut. An efficient and scalable approach for implementing fault-tolerant DSM architectures; *T-C May 00* 414-430
Mosse, D., *see* Field, B., *T-C Aug 00* 841-858
Mosse, D., *see* Liberato, F., *T-C Sep 00* 906-914
Mowry, T.C., and C.-K. Luk. Understanding why correlation profiling improves the predictability of data cache misses in nonnumeric applications; *T-C Apr 00* 369-384
Muller, J.-M., *see* Ercegovac, M.D., *T-C Jul 00* 628-637
Muller, J.-M., *see* Ercegovac, M.D., *T-C Jul 00* 759-763
Muzio, J.C., *see* Dubrova, E.V., *T-C Nov 00* 1285-1289

N

Nakashima, K., *see* Takagi, N., *T-C Mar 00* 219-229
Nielsen, A.M., D.W. Matula, C.N. Lyu, and G. Even. An IEEE compliant floating-point adder that conforms with the pipeline packet-forwarding paradigm; *T-C Jan 00* 33-47
Nikolos, D., *see* Kalampoukas, L., *T-C Jul 00* 673-680

O

Oh Sangho, *see* Sangho Oh, *T-C Oct 00* 1133-1138
Olariu, S., M.C. Pinotti, and S.Q. Zheng. An optimal hardware-algorithm for sorting using a fixed size parallel sorting device; *T-C Dec 00* 1310-1324
Oommen, B.J., and T.D. Roberts. Continuous learning automata solutions to the capacity assignment problem; *T-C Jun 00* 608-620

P

Pan, Y., *see* Li, K., *T-C Oct 00* 1021-1030

Pao-Yuan Chang, Deng-Jyi Chen, and K.M. Kavi. Multimedia file allocation on VC networks using multipath routing; *T-C Sep 00* 971-977
Parks, M. Number-theoretic test generation for directed rounding; *T-C Jul 00* 651-658
Paschalis, A., *see* Psarakis, M., *T-C Oct 00* 1083-1099
Passos, N.L., *see* Tongsima, S., *T-C Jan 00* 65-80
Patel, A., A. Kusalik, and C. McCrosky. Area-efficient VLSI layouts for binary hypercubes; *T-C Feb 00* 160-169
Paul, W.J., *see* Even, G., *T-C May 00* 398-413
Pedreira, C.E., *see* Assis, F.M., *T-C May 00* 519-524
Pelc, A., *see* Kranakis, E., *T-C Oct 00* 1013-1020
Perkowski, M.A., *see* Kalay, U., *T-C Mar 00* 267-276
Perrenoud, M., *see* Tomassini, M., *T-C Oct 00* 1146-1151
Ping Low Chor, *see* Chor Ping Low, *T-C Jun 00* 553-559
Pinotti, M.C., *see* Olariu, S., *T-C Dec 00* 1310-1324
Piuri, V., *see* Lim, H., *T-C Dec 00* 1297-1309
Poledna, S., A. Burns, A. Wellings, and P. Barrett. Replica determinism and flexible scheduling in hard real-time dependable systems; *T-C Feb 00* 100-111
Pomeranz, I., and S.M. Reddy. On finding a minimal functional description of a finite-state machine for test generation for adjacent machines; *T-C Jan 00* 88-94
Pomeranz, I., and S.M. Reddy. On the use of fully specified initial states for testing of synchronous sequential circuits; *T-C Feb 00* 175-182
Pomeranz, I., and S.M. Reddy. Procedures for static compaction of test sequences for synchronous sequential circuits; *T-C Jun 00* 596-607
Potkonjak, M., *see* Karri, R., *T-C Nov 00* 1272-1284
Pradhan, D.K., *see* Chatterjee, M., *T-C Jan 00* 16-32
Psarakis, M., D. Gizopoulos, A. Paschalis, and Y. Zorian. Sequential fault modeling and test pattern generation for CMOS iterative logic arrays; *T-C Oct 00* 1083-1099
Puri, M., *see* Zhao, J., *T-C Oct 00* 1054-1063

R

Raghunathan, A., *see* Lakshminarayana, G., *T-C Sep 00* 865-885
Rajkumar, R. Guest editor's introduction: 1997 IEEE Real-Time Technologies and Applications Symposium; *T-C Nov 00* 1153-1154
Ramalingom, T., K. Thulasiraman, and A. Das. A matroid-theoretic solution to an assignment problem in the conformance testing of communication protocols; *T-C Apr 00* 317-330
Reddy, S.M., *see* Pomeranz, I., *T-C Jan 00* 88-94
Reddy, S.M., *see* Pomeranz, I., *T-C Feb 00* 175-182
Reddy, S.M., *see* Pomeranz, I., *T-C Jun 00* 596-607
Rexford, J., *see* Moon, S.-W., *T-C Nov 00* 1215-1227
Ricco, B., *see* Metra, C., *T-C Jun 00* 560-574
Robertazzi, T.G., *see* Charcranoon, S., *T-C Sep 00* 987-991
Roberts, T.D., *see* Oommen, B.J., *T-C Jun 00* 608-620
Rong-Jaye Chen, *see* Yi-Bing Lin, *T-C Feb 00* 148-159
Royce, W.A., *see* Hsu, T., *T-C Dec 00* 1339-1353
Rui-Lin Chen, *see* Chichyang Chen, *T-C Jul 00* 716-726

S

Saksena, M., *see* Kang, D.-I., *T-C Nov 00* 1155-1169
Salinas, M.H., *see* McKee, S.A., *T-C Nov 00* 1255-1271
Sami, M., *see* Lombardi, F., *T-C Jun 00* 529-531
Sangho Oh, Chang Han Kim, Jongin Lim, and Dong Hyeon Cheon. Efficient normal basis multipliers in composite fields; *T-C Oct 00* 1133-1138
Sang Kyun Yun, *see* Ching-Chih Han, *T-C Sep 00* 947-957
Sano, B., *see* Chia-Lin Yang, *T-C Sep 00* 934-946
San-Yuan Wang, and Yu-Chee Tseng. Algebraic foundations and broadcasting algorithms for wormhole-routed all-port tori; *T-C Mar 00* 246-258
Sarkar, V., *see* Gao, G.R., *T-C Aug 00* 798-813
Sathaye, S., *see* Conte, T.M., *T-C Aug 00* 814-825
Savas, E., and C.K. Koc. The Montgomery modular inverse-revisited; *T-C Jul 00* 763-766
Scherson, I.D., *see* Krishnaswamy, U., *T-C Dec 00* 1325-1338
Scheuermann, P., *see* Lin-Wen Lee, *T-C Feb 00* 127-140
Schulte, M.J., P.I. Balzola, A. Akkas, and R.W. Brocato. Integer multiplication with overflow detection or saturation; *T-C Jul 00* 681-691
Schulte, M.J., and E.E. Swartzlander, Jr. A family of variable-precision interval arithmetic processors; *T-C May 00* 387-397
Sciuto, D., *see* Fummi, F., *T-C Apr 00* 289-302
Seidel, P.-M., *see* Even, G., *T-C Jul 00* 638-650
Sha, E.H.-M., *see* Tongsima, S., *T-C Jan 00* 65-80
Shao-Juen Ho, *see* Tei-Wei Kuo, *T-C Feb 00* 112-126
Shen, C., and I. Mizunuma. RT-CRM: Real-time channel-based reflective memory; *T-C Nov 00* 1202-1214
Sheng Li, *see* Li Sheng, *T-C Sep 00* 1005
Shin, K.G., *see* Hagbae Kim, *T-C Jan 00* 55-64
Shin, K.G., *see* Abdelzaher, T.F., *T-C Jan 00* 81-87
Shin, K.G., *see* Zuberi, K.M., *T-C Feb 00* 182-188
Shin, K.G., *see* Ching-Chih Han, *T-C Sep 00* 947-957
Shin, K.G., *see* Abdelzaher, T.F., *T-C Nov 00* 1170-1183
Shin, K.G., *see* Moon, S.-W., *T-C Nov 00* 1215-1227
Shi-Yu Huang, Kwang-Ting Cheng, Kuang-Chien Chen, Chung-Yang Huang, and F. Brewer. AQUILA: an equivalence checking system for large sequential designs; *T-C May 00* 443-464
Shyu Michael, *see* Michael Shyu, *T-C Apr 00* 348-359
Singh, H., Ming-Hau Lee, Guangming Lu, F.J. Kurdahi, N. Bagherzadeh, and E.M. Chaves Filho. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications; *T-C May 00* 465-481
Sipper, M., *see* Tomassini, M., *T-C Oct 00* 1146-1151
Softley, C.I., *see* Coleman, J.N., *T-C Jul 00* 702-715
Softley, C.I., *see* Coleman, J.N., *T-C Oct 00* 1152
Son, S.H., *see* Datta, A., *T-C May 00* 482-502
Srinivasan, R., S.K. Gupta, and M.A. Breuer. Novel test pattern generators for pseudoexhaustive testing; *T-C Nov 00* 1228-1240
Stankovic, J.A., *see* Di Natale, M., *T-C Apr 00* 303-316
Stoller, S.D. Leader election in asynchronous distributed systems; *T-C Mar 00* 283-284
Sung-Ming Yen, *see* Joye, M., *T-C Jul 00* 740-748
Sung-Ming Yen, and M. Joye. Checking before output may not be enough against fault-based cryptanalysis; *T-C Sep 00* 967-970
Sun Tsoi Kar, *see* Ching-Chih Han, *T-C Oct 00* 1110-1119
Surma, D.R., *see* Tongsima, S., *T-C Jan 00* 65-80
Swartzlander, E.E., Jr., *see* Schulte, M.J., *T-C May 00* 387-397
Swartzlander, E.E., Jr., *see* Gallagher, W.L., *T-C Jun 00* 588-595
Swartzlander, E.E., Jr., *see* Lim, H., *T-C Dec 00* 1297-1309

T

Takagi, N., and K. Nakashima. Discrete interval truth values logic and its application; *T-C Mar 00* 219-229
Takagi, N., and S. Kuwahara. A VLSI algorithm for computing the Euclidean norm of a 3D vector; *T-C Oct 00* 1074-1082
Takanami, I., *see* Horita, T., *T-C Jun 00* 542-552
Tei-Wei Kuo, and Shao-Juen Ho. Similarity-based load adjustment for static real-time transaction systems; *T-C Feb 00* 112-126
Tekumalla, R.C., and P.R. Menon. On redundant path delay faults in synchronous sequential circuits; *T-C Mar 00* 277-282
Theobald, M., *see* Fu-Chiung Cheng, *T-C Jul 00* 659-672
Thibeault, C. On the adaptation of Viterbi algorithm for diagnosis of multiple bridging faults; *T-C Jun 00* 575-587
Thulasiraman, K., *see* Ramalingom, T., *T-C Apr 00* 317-330
Tisserand, A., *see* Ercegovac, M.D., *T-C Jul 00* 628-637
Tomassini, M., M. Sipper, and M. Perrenoud. On the generation of high-quality random numbers by two-dimensional cellular automata; *T-C Oct 00* 1146-1151
Tongsima, S., E.H.-M. Sha, C. Chantrapornchai, D.R. Surma, and N.L. Passos. Probabilistic loop scheduling for applications with uncertain execution time; *T-C Jan 00* 65-80
Tseng Yu-Chee, *see* San-Yuan Wang, *T-C Mar 00* 246-258
Tsoi Kar Sun, *see* Ching-Chih Han, *T-C Oct 00* 1110-1119
Tsuda, N. Fault-tolerant processor arrays using additional bypass linking allocated by Graph-Node coloring; *T-C May 00* 431-442

U

Unger, S.H., *see* Fu-Chiung Cheng, *T-C Jul 00* 659-672

V

Vassiliadis, S., *see* Cotofana, S., *T-C Mar 00* 193-207
Vergos, H.T., *see* Kalampoukas, L., *T-C Jul 00* 673-680
Vingralek, R., *see* Lin-Wen Lee, *T-C Feb 00* 127-140

W

Wang Chin-Liang, *see* Chin-Liang Wang, *T-C Oct 00* 1120-1125
Wang San-Yuan, *see* San-Yuan Wang, *T-C Mar 00* 246-258
Wassal, A.G., *see* Hasan, M.A., *T-C Oct 00* 1064-1073
Wei, G., *see* Ercegovac, M.D., *T-C Jul 00* 759-763
Wei Kang Huang, F.J. Meyer, and F. Lombardi. An approach for detecting multiple faulty FPGA logic blocks; *T-C Jan 00* 48-54
Weikle, D.A.B., *see* McKee, S.A., *T-C Nov 00* 1255-1271
Wei-Pang Yang, *see* Hsien-Sheng Hsiao, *T-C Sep 00* 980-986
Wei-Ru Lai, *see* Yi-Bing Lin, *T-C Feb 00* 148-159
Wellings, A., *see* Poledna, S., *T-C Feb 00* 100-111
Wen-Chang Yeh, and Chein-Wei Jen. High-speed Booth encoded parallel multiplier design; *T-C Jul 00* 692-701
Winner, E., *see* Brockmeyer, M., *T-C Nov 00* 1184-1201
Wong, C.K., *see* Wu, Y.-L., *T-C Dec 00* 1371-1379
Wu, Y.-L., H. Fan, M. Marek-Sadowska, and C.K. Wong. OBDD minimization based on two-level representation of Boolean functions; *T-C Dec 00* 1371-1379
Wu Cheng-Wen, *see* Kun-Jin Lin, *T-C Oct 00* 1139-1145
Wu Guang-Ming, *see* Michael Shyu, *T-C Apr 00* 348-359
Wu Jie, *see* Li Sheng, *T-C Sep 00* 1005
Wulf, W.A., *see* McKee, S.A., *T-C Nov 00* 1255-1271

X

Xiaodong Zhang, *see* Xing Du, *T-C Sep 00* 915-933
Xing Du, Xiaodong Zhang, and Zhichun Zhu. Memory hierarchy considerations for cost-effective cluster computing; *T-C Sep 00* 915-933

Y

Yang Chia-Lin, *see* Chia-Lin Yang, *T-C Sep 00* 934-946
Yang Chih-Huan, *see* Chichyang Chen, *T-C Jul 00* 716-726
Yang Wei-Pang, *see* Hsien-Sheng Hsiao, *T-C Sep 00* 980-986
Yao-Wen Chang, *see* Michael Shyu, *T-C Apr 00* 348-359
Yeh-Hao Chin, *see* Hsien-Sheng Hsiao, *T-C Sep 00* 980-986
Yeh Wen-Chang, *see* Wen-Chang Yeh, *T-C Jul 00* 692-701
Yen Sung-Ming, *see* Joye, M., *T-C Jul 00* 740-748
Yen Sung-Ming, *see* Sung-Ming Yen, *T-C Sep 00* 967-970
Yi-Bing Lin, Wei-Ru Lai, and Rong-Jaye Chen. Performance analysis for dual band PCS networks; *T-C Feb 00* 148-159
Yin Meng-Lai, *see* Meng-Lai Yin, *T-C Sep 00* 958-963
Yu-Chee Tseng, *see* San-Yuan Wang, *T-C Mar 00* 246-258
Yu-Dong Chang, *see* Michael Shyu, *T-C Apr 00* 348-359
Yun Sang Kyun, *see* Ching-Chih Han, *T-C Sep 00* 947-957

Z

Zhang Xiaodong, *see* Xing Du, *T-C Sep 00* 915-933
Zhao, J., S. Irrinki, M. Puri, and F. Lombardi. Testing SRAM-based content addressable memories; *T-C Oct 00* 1054-1063
Zheng, S.Q., *see* Olariu, S., *T-C Dec 00* 1310-1324
Zhichun Zhu, *see* Xing Du, *T-C Sep 00* 915-933
Zhu Zhichun, *see* Xing Du, *T-C Sep 00* 915-933
Znati, T.F., *see* Field, B., *T-C Aug 00* 841-858
Zorian, Y., *see* Psarakis, M., *T-C Oct 00* 1083-1099
Zuberi, K.M., and K.G. Shin. Design and implementation of efficient message scheduling for controller area network; *T-C Feb 00* 182-188

SUBJECT INDEX

A

Access protocols
dyn. establishment and termination of real-time message streams in dual-bus networks. *Ching-Chih Han, + , T-C Oct 00* 1110-1119
Adders
high-speed parallel-prefix module 2^n-1 adders. *Kalampoukas, L., + , T-C Jul 00* 673-680
IEEE compliant floating-point adder that conforms with pipeline packet-forwarding paradigm. *Nielsen, A.M., + , T-C Jan 00* 33-47
residue-based real-time computing systs., struct. for modular multiplier. *Hiasat, A.A., T-C Feb 00* 170-174
self-timed carry-lookahead adders. *Fu-Chiung Cheng, + , T-C Jul 00* 659-672
Aerospace control; cf. Aircraft control; Air traffic control
Aircraft; cf. Aircraft control
Aircraft control
QoS negotiation in real-time systs. and its appl. to automated flight control. *Abdelzaher, T.F., + , T-C Nov 00* 1170-1183
Air traffic control
static real-time transaction systs., similarity-based load adjustment. *Tei-Wei Kuo, + , T-C Feb 00* 112-126
Algorithm theory; cf. Computational complexity
Application specific integrated circuits
computer aided design of fault-tolerant appl. specific prog. processors. *Karri, R., + , T-C Nov 00* 1272-1284
data driven ASICs, buffer assignment algms. *Chatterjee, M., + , T-C Jan 00* 16-32
serial-parallel archit. for 2D discrete cosine and inverse discrete cosine transforms. *Lim, H., + , T-C Dec 00* 1297-1309
Arithmetic; cf. Digital arithmetic
Arrays; cf. Logic arrays
Automata theory; cf. Finite automata; Sequential machines
Automatic testing; cf. Automatic test pattern generation
Automatic test pattern generation
AQUILA, equivalence checking syst. for large seq. designs. *Shi-Yu Huang, + , T-C May 00* 443-464
isomorph-redundancy in seq. ccts. *Das, D.K., + , T-C Sep 00* 992-997
test pattern generators for pseudoexhaustive testing. *Srinivasan, R., + , T-C Nov 00* 1228-1240

B

Binary decision diagrams
comment on "Graph-based algorithm for Boolean function manipulation" (by R.E. Bryant, Aug 86 677-691). *Dubrova, E., + , T-C Nov 00* 1290-1292
least upper bounds for size of OBDDs using symm. props. *Heinrich-Litan, L., + , T-C Apr 00* 360-368
OBDD minimization based on two-level representation of Boolean fns. *Wu, Y.-L., + , T-C Dec 00* 1371-1379
Block codes; cf. Cyclic codes
Boolean algebra; cf. Boolean functions
Boolean functions
comment on "Graph-based algorithm for Boolean function manipulation" (by R.E. Bryant, Aug 86 677-691). *Dubrova, E.V., + , T-C Nov 00* 1290-1292
least upper bounds for size of OBDDs using symm. props. *Heinrich-Litan, L., + , T-C Apr 00* 360-368
OBDD minimization based on two-level representation of Boolean fns. *Wu, Y.-L., + , T-C Dec 00* 1371-1379
Broadcast channels
neighborhood inform. dissemination in star graph. *Fujita, S., T-C Dec 00* 1366-1370
Buffer storage; cf. Cache storage
Built-in self test
min. universal test set, self-test of EXOR-Sum-of-Products ccts. *Kalay, U., + , T-C Mar 00* 267-276
sync. seq. ccts., fully specified init. states for testing. *Pomeranz, I., + , T-C Feb 00* 175-182
Business data processing; cf. Electronic commerce

C

Cache storage
correl. profiling for predictability of data cache misses in nonnumeric appls. *Mowry, T.C., + , T-C Apr 00* 369-384
Capacity management (computers)
continuous learning automata solns. to capacity assignment problem. *Oommen, B.J., + , T-C Jun 00* 608-620

+ Check author entry for coauthors

Cellular arrays; cf. Systolic arrays
Cellular automata
high-quality random nos. generation, 2D cellular automata. *Tomassini, M., + , T-C Oct 00* 1146-1151
Circuit analysis computing; cf. Circuit simulation
Circuit CAD
computer aided design of fault-tolerant appl. specific prog. processors. *Karri, R., + , T-C Nov 00* 1272-1284
OBDD minimization based on two-level representation of Boolean fns. *Wu, Y.-L., + , T-C Dec 00* 1371-1379
Circuit CAD; cf. Hardware description languages
Circuit complexity
Mastrovito multiplier for general irreducible polynomials. *Halbutogullari, A., + , T-C May 00* 503-518
yield enhancement incorporation into floorplanning proc. *Koren, I., + , T-C Jun 00* 532-541
Circuit layout; cf. Circuit layout CAD
Circuit layout CAD
binary hypercubes, area-efficient VLSI layouts. *Patel, A., + , T-C Feb 00* 160-169
yield enhancement incorporation into floorplanning proc. *Koren, I., + , T-C Jun 00* 532-541
Circuit simulation
self-timed carry-lookahead adders. *Fu-Chiung Cheng, + , T-C Jul 00* 659-672
Circuit switching
load balancing in multicomputer/distributed systs. equipped with cct. or cut-through switching capability. *Ching-Chih Han, + , T-C Sep 00* 947-957
Circuit testing; cf. Integrated circuit testing
CMOS digital integrated circuits; cf. CMOS logic circuits
CMOS logic circuits
seq. fault modeling and test pattern generation for CMOS iter. logic arrays. *Psarakis, M., + , T-C Oct 00* 1083-1099
Codes; cf. Error correction codes; Error detection codes
Combinational circuits
min. universal test set, self-test of EXOR-Sum-of-Products ccts. *Kalay, U., + , T-C Mar 00* 267-276
test pattern generators for pseudoexhaustive testing. *Srinivasan, R., + , T-C Nov 00* 1228-1240
Combinatorial mathematics; cf. Graph theory
Communication complexity
lower bounds on commun. loads and optimal placements in torus networks. *Azizoglu, M.C., + , T-C Mar 00* 259-266
Computational complexity
binary hypercubes, area-efficient VLSI layouts. *Patel, A., + , T-C Feb 00* 160-169
data driven ASICs, buffer assignment algms. *Chatterjee, M., + , T-C Jan 00* 16-32
generalized inversion attack on nonlin. filter generators. *Golic, J.D., + , T-C Oct 00* 1100-1109
hard real-time systs., multiple transient faults tolerance for aperiodic tasks. *Liberato, F., + , T-C Sep 00* 906-914
Mastrovito multiplier for general irreducible polynomials. *Halbutogullari, A., + , T-C May 00* 503-518
multiple modular exponentiation operations, complexity and fast algms. for multiexponentiations. *Dimitrov, V.S., + , T-C Feb 00* 141-147
optimal replacement of nonuniform cache objs. *Hosseini-Khayat, S., T-C Aug 00* 769-778
reconfiguration algm. for degradable VLSI/WSI arrays. *Chor Ping Low, T-C Jun 00* 553-559
self-timed carry-lookahead adders. *Fu-Chiung Cheng, + , T-C Jul 00* 659-672
universal data compression based on Burrows-Wheeler transform. *Balkenhol, B., + , T-C Oct 00* 1043-1053
Computational complexity; cf. Circuit complexity; Communication complexity
Computational geometry
general purpose proc. and floating-point SIMD instructions, parallelism in geom. proc. *Chia-Lin Yang, + , T-C Sep 00* 934-946
mist. dist. diag. of double-loop networks. *Chiuyuan Chen, + , T-C Sep 00* 977-979
orthogonal drawings computing with min. no. of bends. *Bertolazzi, P., + , T-C Aug 00* 826-840
Computer aided analysis; cf. Digital simulation
Computer applications; cf. Multimedia systems
Computer architecture
dyn. access ordering for streamed computations. *McKee, S.A., + , T-C Nov 00* 1255-1271
GF(2^m) proc., VLSI algms., archits., and implement. *Hasan, M.A., + , T-C Oct 00* 1064-1073
Computer architecture; cf. Parallel architectures; Reconfigurable architectures; Reduced instruction set computing
Computer arithmetic; cf. Digital arithmetic
Computer evaluation
framework for computer perform. eval. using benchmark sets . *Krishnaswamy, U., + , T-C Dec 00* 1325-1338
Computer graphics
general purpose proc. and floating-point SIMD instructions, parallelism in geom. proc. *Chia-Lin Yang, + , T-C Sep 00* 934-946
VLSI algm. for computing Euclidean norm of 3D vector. *Takagi, N., + , T-C Oct 00* 1074-1082
Computer graphics; cf. Rendering (computer graphics); Virtual reality
Computer network management
continuous learning automata solns. to capacity assignment problem. *Oommen, B.J., + , T-C Jun 00* 608-620
Computer networks
V-NET, versatile network archit. for flexible delay guarantees in real-time networks. *Field, B., + , T-C Aug 00* 841-858
Computer networks; cf. Computer network management
Computer peripheral equipment; cf. Digital storage
Concurrency control
priority cognizance in conflict resoln. for firm real-time database systs. *Datta, A., + , T-C May 00* 482-502
real-time data semantics and similarity-based concurrency control. *Kuo, T.-W., + , T-C Nov 00* 1241-1254
static real-time transaction systs., similarity-based load adjustment. *Tei-Wei Kuo, + , T-C Feb 00* 112-126
Conformance testing
commun. protocols, matroid-theoretic soln. to assignment problem in conformance testing. *Ramalingom, T., + , T-C Apr 00* 317-330
Content-addressable storage
low-power CAM design for LZ data compression. *Kun-Jin Lin, + , T-C Oct 00* 1139-1145
testing SRAM-based content addressable memories. *Zhao, J., + , T-C Oct 00* 1054-1063
Controller area networks
CAN, design and implement. of message scheduling. *Zuberi, K.M., + , T-C Feb 00* 182-188
Control theory; cf. Observability
Convergence
very-high radix circ. CORDIC, vectoring and unified rot./vectoring. *Antelo, E., + , T-C Jul 00* 727-739
Cryptography
computer arithmetic (special issue). *T-C Jul 00* 625-766
computer arithmetic, special issue intro. *Koren, I., + , T-C Jul 00* 625-627
fault-based cryptanalysis. *Sung-Ming Yen, + , T-C Sep 00* 967-970
generalized inversion attack on nonlin. filter generators. *Golic, J.D., + , T-C Oct 00* 1100-1109
GF(2^m) proc., VLSI algms., archits., and implement. *Hasan, M.A., + , T-C Oct 00* 1064-1073
memory constrained cryptosystems, finite field multiplication. *Hasan, M.A., T-C Jul 00* 749-758
Montgomery modular inverse. *Savas, E., + , T-C Jul 00* 763-766
multiple modular exponentiation operations, complexity and fast algms. for multiexponentiations. *Dimitrov, V.S., + , T-C Feb 00* 141-147
Cyclic codes
dyn. rescheduling-based VLIW cross-generation compatibility, rescheduling size invariance. *Conte, T.M., + , T-C Aug 00* 814-825

D

Database management systems
priority cognizance in conflict resoln. for firm real-time database systs. *Datta, A., + , T-C May 00* 482-502
static real-time transaction systs., similarity-based load adjustment. *Tei-Wei Kuo, + , T-C Feb 00* 112-126
Database theory
real-time data semantics and similarity-based concurrency control. *Kuo, T.-W., + , T-C Nov 00* 1241-1254
Data compression
low-power CAM design for LZ data compression. *Kun-Jin Lin, + , T-C Oct 00* 1139-1145
universal data compression based on Burrows-Wheeler transform. *Balkenhol, B., + , T-C Oct 00* 1043-1053
Data flow computing
buffer assignment algms., on data driven ASICs, . *Chatterjee, M., + , T-C Jan 00* 16-32
Data flow graphs
probabilistic loop scheduling for appls. with uncertain execution time. *Tongsima, S., + , T-C Jan 00* 65-80

Data handling; cf. Sorting; Table lookup
Data integrity
static real-time transaction systs., similarity-based load adjustment. *Tei-Wei Kuo, + , T-C Feb 00* 112-126
Data structures; cf. Tree data structures
Decision diagrams; cf. Binary decision diagrams
Decoding; cf. Viterbi decoding
Delays
residue-based real-time computing systs., struct. for modular multiplier. *Hiasat, A.A., T-C Feb 00* 170-174
self-checking detect. and diagnosis of transient, delay, and crosstalk faults affecting bus lines. *Metra, C., + , T-C Jun 00* 560-574
V-NET, versatile network archit. for flexible delay guarantees in real-time networks. *Field, B., + , T-C Aug 00* 841-858
Demultiplexing
multiple faults toleration in multistage interconnection networks with min. extra stages. *Fan, C.C., + , T-C Sep 00* 998-1004
Design engineering; cf. Design for testability
Design for testability
min. universal test set, self-test of EXOR-Sum-of-Products ccts. *Kalay, U., + , T-C Mar 00* 267-276
seq. ccts. with combinat. test generation complexity. *Fujiwara, H., T-C Sep 00* 895-905
sync. seq. ccts., fully specified init. states for testing. *Pomeranz, I., + , T-C Feb 00* 175-182
Digital arithmetic
archit. for computing Zech's logarithms in GF(2^m). *Assis, F.M., + , T-C May 00* 519-524
computer arithmetic (special issue). *T-C Jul 00* 625-766
computer arithmetic, special issue intro. *Koren, I., + , T-C Jul 00* 625-627
corrections to "Arithmetic on the European logarithmic microprocessor" (Jul 00 702-715). *Coleman, J.N., + , T-C Oct 00* 1152
European logarithmic µP. *Coleman, J.N., + , T-C Jul 00* 702-715
fault-tolerant Newton-Raphson and Goldschmidt dividers using time shared TMR. *Gallagher, W.L., + , T-C Jun 00* 588-595
Goldschmidt division, sq. root, and sq. root reciprocal. *Ercegovac, M.D., + , T-C Jul 00* 759-763
high-speed parallel-prefix module 2^n-1 adders. *Kalampoukas, L., + , T-C Jul 00* 673-680
integer multiplication with overflow detect. or saturation. *Schulte, M.J., + , T-C Jul 00* 681-691
logarithmic no. syst. arith., pipelined computation. *Chichyang Chen, + , T-C Jul 00* 716-726
memory constrained cryptosystems, finite field multiplication. *Hasan, M.A., T-C Jul 00* 749-758
Montgomery modular inverse. *Savas, E., + , T-C Jul 00* 763-766
normal basis multipliers in composite fields. *Sangho Oh, + , T-C Oct 00* 1133-1138
optimal left-to-right binary signed-digit recoding. *Joye, M., + , T-C Jul 00* 740-748
parallel-in parallel-out systolic arrays for C+AB^2, inversion, and division in GF(2^m). *Chin-Liang Wang, + , T-C Oct 00* 1120-1125
reciprocation, sq. root, inverse sq. root, and elementary fns. using small multipliers. *Ercegovac, M.D., + , T-C Jul 00* 628-637
residue-based real-time computing systs., struct. for modular multiplier. *Hiasat, A.A., T-C Feb 00* 170-174
serial-parallel archit. for 2D discrete cosine and inverse discrete cosine transforms. *Lim, H., + , T-C Dec 00* 1297-1309
signed digit addit. and related operations with threshold logic. *Cotofana, S., + , T-C Mar 00* 193-207
variable-precision interval arith. proc. *Schulte, M.J., + , T-C May 00* 387-397
very-high radix circ. CORDIC, vectoring and unified rot./vectoring. *Antelo, E., + , T-C Jul 00* 727-739
VLSI algm. for computing Euclidean norm of 3D vector. *Takagi, N., + , T-C Oct 00* 1074-1082
Digital arithmetic; cf. Floating point arithmetic; Pipeline arithmetic; Redundant number systems; Residue number systems
Digital circuits; cf. Adders
Digital computers; cf. Special purpose computers
Digital integrated circuits; cf. Microprocessor chips
Digital signal processing chips
computer aided design of fault-tolerant appl. specific prog. processors. *Karri, R., + , T-C Nov 00* 1272-1284
serial-parallel archit. for 2D discrete cosine and inverse discrete cosine transforms. *Lim, H., + , T-C Dec 00* 1297-1309
Digital simulation
flexible, extensible simul. environ. for testing real-time specs. *Brockmeyer, M., + , T-C Nov 00* 1184-1201
period-based load partitioning and assignment for large real-time appls. *Abdelzaher, T.F., + , T-C Jan 00* 81-87
Digital storage
dyn. access ordering for streamed computations. *McKee, S.A., + , T-C Nov 00* 1255-1271
Digital storage; cf. Content-addressable storage; Semiconductor storage
Digital systems
defect tolerance of digital systems (special section). *T-C Jun 00* 529-595
defect tolerance of digital systems, special section intro. *Lombardi, F., + , T-C Jun 00* 529-531
Digital systems; cf. Computer networks; Multiprocessing systems; Real-time systems
Discrete cosine transforms
serial-parallel archit. for 2D discrete cosine and inverse discrete cosine transforms. *Lim, H., + , T-C Dec 00* 1297-1309
Discrete transforms; cf. Discrete cosine transforms
Distributed memory systems; cf. Distributed shared memory systems
Distributed processing
distributed real-time tasks scheduling with min. jitter. *Di Natale, M., + , T-C Apr 00* 303-316
omissive faults in sync. approx. agreement. *Azadmanesh, M.H., + , T-C Oct 00* 1031-1042
parametric design synthesis of distributed embedded systs. *Kang, D.-I., + , T-C Nov 00* 1155-1169
RT-CRM, real-time channel-based reflective memory. *Shen, C., + , T-C Nov 00* 1202-1214
task allocation on network of processors. *Hsu, T., + , T-C Dec 00* 1339-1353
Distributed processing; cf. Computer networks; Message passing; Multiprocessing systems; Network operating systems; Parallel processing; Pipeline processing; Processor scheduling
Distributed programming; cf. Parallel programming
Distributed shared memory systems
scalable approach for implementing fault-tolerant DSM archits. *Morin, C., + , T-C May 00* 414-430
Dividing circuits
fault-tolerant Newton-Raphson and Goldschmidt dividers using time shared TMR. *Gallagher, W.L., + , T-C Jun 00* 588-595
DP management; cf. Capacity management (computers); Computer evaluation
Dynamic programming
optimal replacement of nonuniform cache objs. *Hosseini-Khayat, S., T-C Aug 00* 769-778
Dynamic programming; cf. Integer programming

E

EFTS; cf. Electronic commerce
Electron device manufacture; cf. Integrated circuit manufacture
Electronic commerce
GF(2^m) proc., VLSI algms., archits., and implement. *Hasan, M.A., + , T-C Oct 00* 1064-1073
Electronic design automation; cf. Circuit CAD; Circuit layout CAD
Electronic engineering computing; cf. SPICE
Embedded systems
embedded proc., filtering memory refs. to increase energy efficiency. *Kin, J., + , T-C Jan 00* 1-15
parametric design synthesis of distributed embedded systs. *Kang, D.-I., + , T-C Nov 00* 1155-1169
Encoding
Booth encoded parallel multiplier design. *Wen-Chang Yeh, + , T-C Jul 00* 692-701
dyn. rescheduling-based VLIW cross-generation compatibility, rescheduling size invariance. *Conte, T.M., + , T-C Aug 00* 814-825
optimal left-to-right binary signed-digit recoding. *Joye, M., + , T-C Jul 00* 740-748
universal data compression based on Burrows-Wheeler transform. *Balkenhol, B., + , T-C Oct 00* 1043-1053
Error correction
adaptation of Viterbi algm. for diagnosis of multiple bridging faults. *Thibeault, C., T-C Jun 00* 575-587
fault-tolerant Newton-Raphson and Goldschmidt dividers using time shared TMR. *Gallagher, W.L., + , T-C Jun 00* 588-595
Error correction codes
t error-correcting/all unidirectional error detecting codes. *Al-Bassam, S., T-C Sep 00* 964-966
Error detection codes
t error-correcting/all unidirectional error detecting codes. *Al-Bassam, S., T-C Sep 00* 964-966

Errors; cf. Roundoff errors
Estimation theory; cf. Maximum likelihood estimation
Evolutionary computation
high-quality random nos. generation, 2D cellular automata. *Tomassini, M., +, T-C Oct 00* 1146-1151
Evolutionary computation; cf. Cellular automata

F

Fault diagnosis
adaptive diagnosis of hypercubes. *Kranakis, E., +, T-C Oct 00* 1013-1020
hybrid fault model, fault diagnosis agreement. *Hsien-Sheng Hsiao, +, T-C Sep 00* 980-986
Fault diagnosis; cf. Fault simulation
Fault simulation
seq. fault modeling and test pattern generation for CMOS iter. logic arrays. *Psarakis, M., +, T-C Oct 00* 1083-1099
static compaction of test seqs. for sync. seq. ccts. *Pomeranz, I., +, T-C Jun 00* 596-607
Fault tolerance; cf. Fault tolerant computing
Fault tolerant computing
additional bypass linking, fault-tolerant proc. arrays. *Tsuda, N., T-C May 00* 431-442
behavioral synthesis of fault secure controller/datapaths based on aliasing probab. anal. *Lakshminarayana, G., +, T-C Sep 00* 865-885
computer aided design of fault-tolerant appl. specific prog. processors. *Karri, R., +, T-C Nov 00* 1272-1284
defect tolerance of digital systems (special section). *T-C Jun 00* 529-595
defect tolerance of digital systems, special section intro. *Lombardi, F., +, T-C Jun 00* 529-531
dependability anal. for systs. with global spares. *Meng-Lai Yin, +, T-C Sep 00* 958-963
fault-tolerant proc. arrays based on 1 1/2 -track switches with flexible spare distribs. *Horita, T., +, T-C Jun 00* 542-552
hard real-time systs., multiple transient faults tolerance for aperiodic tasks. *Liberato, F., +, T-C Sep 00* 906-914
hybrid fault model, fault diagnosis agreement. *Hsien-Sheng Hsiao, +, T-C Sep 00* 980-986
latency eval. from real-time application's perspectives. *Hagbae Kim, +, T-C Jan 00* 55-64
multiple faults toleration in multistage interconnection networks with min. extra stages. *Fan, C.C., +, T-C Sep 00* 998-1004
multiple faulty FPGA logic blocks detect. *Wei Kang Huang, +, T-C Jan 00* 48-54
Newton-Raphson and Goldschmidt dividers using time shared TMR. *Gallagher, W.L., +, T-C Jun 00* 588-595
omissive faults in sync. approx. agreement. *Azadmanesh, M.H., +, T-C Oct 00* 1031-1042
replica determinism and flexible scheduling in hard real-time dependable systs. *Poledna, S., +, T-C Feb 00* 100-111
scalable approach for implementing fault-tolerant DSM archits. *Morin, C., +, T-C May 00* 414-430
Teraflops supercomputer, archit. and validation of fault tolerance mechanisms. *Constantinescu, C., T-C Sep 00* 886-894
Field programmable gate arrays
delayed addit., accelerating pipelined integer and floating-point accumulations. *Luo, Z., +, T-C Mar 00* 208-218
generic universal switch blocks. *Michael Shyu, +, T-C Apr 00* 348-359
multiple faulty FPGA logic blocks detect. *Wei Kang Huang, +, T-C Jan 00* 48-54
File organization
assignment in parallel I/O systs. with min. variance of service time. *Lin-Wen Lee, +, T-C Feb 00* 127-140
multimedia file allocation on VC networks using multipath routing. *Pao-Yuan Chang, +, T-C Sep 00* 971-977
File organization; cf. Storage management
Finite automata
generalized inversion attack on nonlin. filter generators. *Golic, J.D., +, T-C Oct 00* 1100-1109
Finite automata; cf. Cellular automata; Finite state machines; Learning automata
Finite state machines
hierarchical test generation approach for large controllers. *Fummi, F., +, T-C Apr 00* 289-302
min. functional description of FSM for test generation for adjacent machines. *Pomeranz, I., +, T-C Jan 00* 88-94
on-the-fly algms. and seq. machines. *Frougny, C., T-C Aug 00* 859-863
seq. ccts. with combinat. test generation complexity. *Fujiwara, H., T-C Sep 00* 895-905
Firmware
Teraflops supercomputer, archit. and validation of fault tolerance mechanisms. *Constantinescu, C., T-C Sep 00* 886-894
Flight control; cf. Aircraft control
Floating point arithmetic
delayed addit., accelerating pipelined integer and floating-point accumulations. *Luo, Z., +, T-C Mar 00* 208-218
general purpose proc. and floating-point SIMD instructions, parallelism in geom. proc. *Chia-Lin Yang, +, T-C Sep 00* 934-946
IEEE compliant floating-point adder that conforms with pipeline packet-forwarding paradigm. *Nielsen, A.M., +, T-C Jan 00* 33-47
IEEE compliant floating point units. *Even, G., +, T-C May 00* 398-413
no.-theoretic test generation for directed rounding. *Parks, M., T-C Jul 00* 651-658
rounding algms. for IEEE floating-point multiplication. *Even, G., +, T-C Jul 00* 638-650
Flow graphs; cf. Data flow graphs
Formal logic; cf. Boolean functions; Multivalued logic; Threshold logic
Formal specification
flexible, extensible simul. environ. for testing real-time specs. *Brockmeyer, M., +, T-C Nov 00* 1184-1201
hierarchical test generation approach for large controllers. *Fummi, F., +, T-C Apr 00* 289-302
Formal verification
AQUILA, equivalence checking syst. for large seq. designs. *Shi-Yu Huang, +, T-C May 00* 443-464
OBDD minimization based on two-level representation of Boolean fns. *Wu, Y.-L., +, T-C Dec 00* 1371-1379
Functions; cf. Boolean functions

G

Geometry; cf. Computational geometry
Graph coloring
additional bypass linking, fault-tolerant proc. arrays. *Tsuda, N., T-C May 00* 431-442
Graph theory
binary hypercubes, area-efficient VLSI layouts. *Patel, A., +, T-C Feb 00* 160-169
commun. protocols, matroid-theoretic soln. to assignment problem in conformance testing. *Ramalingom, T., +, T-C Apr 00* 317-330
min. dist. diag. of double-loop networks. *Chiuyuan Chen, +, T-C Sep 00* 977-979
neighborhood inform. dissemination in star graph. *Fujita, S., T-C Dec 00* 1366-1370
orthogonal drawings computing with min. no. of bends. *Bertolazzi, P., +, T-C Aug 00* 826-840
Graph theory; cf. Graph coloring

H

Hardware description languages
hierarchical test generation approach for large controllers. *Fummi, F., +, T-C Apr 00* 289-302
Heuristic programming
parallel proc. config. design with proc./transm. costs. *Charcranoon, S., +, T-C Sep 00* 987-991
High level synthesis
probabilistic loop scheduling for appls. with uncertain execution time. *Tongsima, S., +, T-C Jan 00* 65-80
Hypercube networks
adaptive diagnosis of hypercubes. *Kranakis, E., +, T-C Oct 00* 1013-1020
binary hypercubes, area-efficient VLSI layouts. *Patel, A., +, T-C Feb 00* 160-169

I

Identification; cf. State estimation
IEEE standards
floating-point adder that conforms with pipeline packet-forwarding paradigm. *Nielsen, A.M., +, T-C Jan 00* 33-47
no.-theoretic test generation for directed rounding. *Parks, M., T-C Jul 00* 651-658

+ Check author entry for coauthors

rounding algms. for IEEE floating-point multiplication. *Even, G., + , T-C Jul 00* 638-650
Information dissemination
neighborhood inform. dissemination in star graph. *Fujita, S., T-C Dec 00* 1366-1370
Information resources
multimedia file allocation on VC networks using multipath routing. *Pao-Yuan Chang, + , T-C Sep 00* 971-977
optimal replacement of nonuniform cache objs. *Hosseini-Khayat, S., T-C Aug 00* 769-778
Information science; cf. Information dissemination
Information services; cf. Information resources
Information systems; cf. Database management systems
Information theory; cf. Encoding
Integer programming
data driven ASICs, buffer assignment algms. *Chatterjee, M., + , T-C Jan 00* 16-32
Integrated circuit manufacture
defect tolerance of digital systems (special section). *T-C Jun 00* 529-595
defect tolerance of digital systems, special section intro. *Lombardi, F., + , T-C Jun 00* 529-531
Integrated circuit manufacture; cf. Integrated circuit yield
Integrated circuit testing
adaptation of Viterbi algm. for diagnosis of multiple bridging faults. *Thibeault, C., T-C Jun 00* 575-587
testing SRAM-based content addressable memories. *Zhao, J., + , T-C Oct 00* 1054-1063
Integrated circuit yield
defect tolerance of digital systems (special section). *T-C Jun 00* 529-595
defect tolerance of digital systems, special section intro. *Lombardi, F., + , T-C Jun 00* 529-531
Integrated logic circuits; cf. Logic arrays
Integrated memory circuits; cf. SRAM chips
Interactive systems
RT-CRM, real-time channel-based reflective memory. *Shen, C., + , T-C Nov 00* 1202-1214
Interactive systems; cf. Virtual reality
Interconnections; cf. Optical interconnections
Interpolation
corrections to "Arithmetic on the European logarithmic microprocessor" (Jul 00 702-715). *Coleman, J.N., + , T-C Oct 00* 1152
European logarithmic µP. *Coleman, J.N., + , T-C Jul 00* 702-715
Inverse problems
serial-parallel archit. for 2D discrete cosine and inverse discrete cosine transforms. *Lim, H., + , T-C Dec 00* 1297-1309

J

Jitter
distributed real-time tasks scheduling with min. jitter. *Di Natale, M., + , T-C Apr 00* 303-316

L

Large scale integration; cf. VLSI
Learning automata
continuous learning automata solns. to capacity assignment problem. *Oommen, B.J., + , T-C Jun 00* 608-620
Linear algebra; cf. Matrix algebra
Linear programming; cf. Integer programming
Local area networks; cf. Controller area networks; Workstation clusters
Logic; cf. Logic design; Logic testing
Logic arrays
seq. fault modeling and test pattern generation for CMOS iter. logic arrays. *Psarakis, M., + , T-C Oct 00* 1083-1099
Logic CAD; cf. High level synthesis
Logic circuits; cf. Combinational circuits; Multivalued logic circuits; Sequential circuits
Logic design
archit. for computing Zech's logarithms in GF(2^m). *Assis, F.M., + , T-C May 00* 519-524
behavioral synthesis of fault secure controller/datapaths based on aliasing probab. anal. *Lakshminarayana, G., + , T-C Sep 00* 865-885
Booth encoded parallel multiplier design. *Wen-Chang Yeh, + , T-C Jul 00* 692-701
generic universal switch blocks. *Michael Shyu, + , T-C Apr 00* 348-359
IEEE compliant floating point units. *Even, G., + , T-C May 00* 398-413
isomorph-redundancy in seq. ccts. *Das, D.K., + , T-C Sep 00* 992-997
multiple faulty FPGA logic blocks detect. *Wei Kang Huang, + , T-C Jan 00* 48-54
seq. ccts. with combinat. test generation complexity. *Fujiwara, H., T-C Sep 00* 895-905
Logic devices; cf. Logic gates; Programmable logic devices
Logic gates
Mastrovito multiplier for general irreducible polynomials. *Halbutogullari, A., + , T-C May 00* 503-518
Logic testing
adaptation of Viterbi algm. for diagnosis of multiple bridging faults. *Thibeault, C., T-C Jun 00* 575-587
count-and-threshold mechanisms, discrim. transient from intermittent faults. *Bondavalli, A., + , T-C Mar 00* 230-245
easily testable multiple-valued logic ccts. derived from Reed-Muller ccts. *Dubrova, E.V., + , T-C Nov 00* 1285-1289
hierarchical test generation approach for large controllers. *Fummi, F., + , T-C Apr 00* 289-302
isomorph-redundancy in seq. ccts. *Das, D.K., + , T-C Sep 00* 992-997
min. functional description of FSM for test generation for adjacent machines. *Pomeranz, I., + , T-C Jan 00* 88-94
min. universal test set, self-test of EXOR-Sum-of-Products ccts. *Kalay, U., + , T-C Mar 00* 267-276
redundant path delay faults in sync. seq. ccts. *Tekumalla, R.C., + , T-C Mar 00* 277-282
self-checking detect. and diagnosis of transient, delay, and crosstalk faults affecting bus lines. *Metra, C., + , T-C Jun 00* 560-574
seq. fault modeling and test pattern generation for CMOS iter. logic arrays. *Psarakis, M., + , T-C Oct 00* 1083-1099
static compaction of test seqs. for sync. seq. ccts. *Pomeranz, I., + , T-C Jun 00* 596-607
sync. seq. ccts., fully specified init. states for testing. *Pomeranz, I., + , T-C Feb 00* 175-182
test pattern generators for pseudoexhaustive testing. *Srinivasan, R., + , T-C Nov 00* 1228-1240

M

Mathematical analysis; cf. Inverse problems
Mathematical programming; cf. Dynamic programming
Mathematics; cf. Convergence; Number theory; Optimization; Probability
Matrix algebra
commun. protocols, matroid-theoretic soln. to assignment problem in conformance testing. *Ramalingom, T., + , T-C Apr 00* 317-330
Matrix algebra; cf. Matrix multiplication
Matrix multiplication
Mastrovito multiplier for general irreducible polynomials. *Halbutogullari, A., + , T-C May 00* 503-518
Maximum likelihood estimation
adaptation of Viterbi algm. for diagnosis of multiple bridging faults. *Thibeault, C., T-C Jun 00* 575-587
Memory protocols
location consistency, memory model and cache consistency protocol. *Gao, G.R., + , T-C Aug 00* 798-813
Message passing
CAN, design and implement. of message scheduling. *Zuberi, K.M., + , T-C Feb 00* 182-188
dyn. establishment and termination of real-time message streams in dual-bus networks. *Ching-Chih Han, + , T-C Oct 00* 1110-1119
Microprocessor chips
embedded proc., filtering memory refs. to increase energy efficiency. *Kin, J., + , T-C Jan 00* 1-15
Microprocessor chips; cf. Digital signal processing chips
Minimization
OBDD minimization based on two-level representation of Boolean fns. *Wu, Y.-L., + , T-C Dec 00* 1371-1379
yield enhancement incorporation into floorplanning proc. *Koren, I., + , T-C Jun 00* 532-541
Monolithic integrated circuits; cf. Application specific integrated circuits
MOS logic circuits; cf. CMOS logic circuits
Multimedia systems
file allocation on VC networks using multipath routing. *Pao-Yuan Chang, + , T-C Sep 00* 971-977
Multiplexing
multiple faults toleration in multistage interconnection networks with min. extra stages. *Fan, C.C., + , T-C Sep 00* 998-1004
Multiplying circuits
Booth encoded parallel multiplier design. *Wen-Chang Yeh, + , T-C Jul 00* 692-701

+ Check author entry for coauthors

normal basis multipliers in composite fields. *Sangho Oh, + , T-C Oct 00* 1133-1138
residue-based real-time computing systs., struct. for modular multiplier. *Hiasat, A.A., T-C Feb 00* 170-174
Multiprocessing systems
memory hierarchy considerations for cost-effective cluster computing. *Xing Du, + , T-C Sep 00* 915-933
Multiprocessing systems; cf. Shared memory systems
Multiprocessor interconnection networks
additional bypass linking, fault-tolerant proc. arrays. *Tsuda, N., T-C May 00* 431-442
deadlock-free wormhole routing, tight lower bound on no. of channels. *Li Sheng, + , T-C Sep 00* 1005
load balancing in multicomputer/distributed systs. equipped with cct. or cut-through switching capability. *Ching-Chih Han, + , T-C Sep 00* 947-957
lower bounds on commun. loads and optimal placements in torus networks. *Azizoglu, M.C., + , T-C Mar 00* 259-266
memory hierarchy considerations for cost-effective cluster computing. *Xing Du, + , T-C Sep 00* 915-933
neighborhood inform. dissemination in star graph. *Fujita, S., T-C Dec 00* 1366-1370
-NUMA multiprocessors, design and eval. of switch cache archit. *Iyer, R.R., + , T-C Aug 00* 779-797
wormhole-routed all-port tori, alg. foundations and broadcasting. *San-Yuan Wang, + , T-C Mar 00* 246-258
Multiprocessor interconnection networks; cf. Hypercube networks; Multistage interconnection networks
Multistage interconnection networks
multiple faults toleration in multistage interconnection networks with min. extra stages. *Fan, C.C., + , T-C Sep 00* 998-1004
Multivalued logic
discrete interval truth values logic and appl. *Takagi, N., + , T-C Mar 00* 219-229
Multivalued logic circuits
discrete interval truth values logic and appl. *Takagi, N., + , T-C Mar 00* 219-229
easily testable multiple-valued logic ccts. derived from Reed-Muller ccts. *Dubrova, E.V., + , T-C Nov 00* 1285-1289

N

Network operating systems
leader election in asynchronous distributed systs. *Stoller, S.D., T-C Mar 00* 283-284
Network routing
additional bypass linking, fault-tolerant proc. arrays. *Tsuda, N., T-C May 00* 431-442
deadlock-free wormhole routing, tight lower bound on no. of channels. *Li Sheng, + , T-C Sep 00* 1005
lower bounds on commun. loads and optimal placements in torus networks. *Azizoglu, M.C., + , T-C Mar 00* 259-266
multimedia file allocation on VC networks using multipath routing. *Pao-Yuan Chang, + , T-C Sep 00* 971-977
-NUMA multiprocessors, design and eval. of switch cache archit. *Iyer, R.R., + , T-C Aug 00* 779-797
V-NET, versatile network archit. for flexible delay guarantees in real-time networks. *Field, B., + , T-C Aug 00* 841-858
wormhole-routed all-port tori, alg. foundations and broadcasting. *San-Yuan Wang, + , T-C Mar 00* 246-258
Networks (circuits); cf. Dividing circuits; Multiplying circuits; Programmable circuits
Network synthesis; cf. Circuit CAD
Number theory
no.-theoretic test generation for directed rounding. *Parks, M., T-C Jul 00* 651-658
Numerical analysis; cf. Interpolation

O

Observability
sync. seq. ccts., fully specified init. states for testing. *Pomeranz, I., + , T-C Feb 00* 175-182
Operating systems (computers); cf. Network operating systems
Operations research; cf. Scheduling
Optical interconnections
opt. bus-based distributed dyn. barrier mechanism. *Cohen, W.E., + , T-C Dec 00* 1354-1365
Optimization
probabilistic loop scheduling for appls. with uncertain execution time. *Tongsima, S., + , T-C Jan 00* 65-80
Optimization; cf. Minimization; Simulated annealing
Optimizing compilers
probabilistic loop scheduling for appls. with uncertain execution time. *Tongsima, S., + , T-C Jan 00* 65-80
value reuse extension to basic blocks with compiler support. *Huang, J., + , T-C Apr 00* 331-347

P

Packet switching
scalable hardware priority queue archits. for high-speed packet switches. *Moon, S.-W., + , T-C Nov 00* 1215-1227
Paged storage
optimal replacement of nonuniform cache objs. *Hosseini-Khayat, S., T-C Aug 00* 769-778
Parallel architectures
additional bypass linking, fault-tolerant proc. arrays. *Tsuda, N., T-C May 00* 431-442
data driven ASICs, buffer assignment algms. *Chatterjee, M., + , T-C Jan 00* 16-32
dyn. rescheduling-based VLIW cross-generation compatibility, rescheduling size invariance. *Conte, T.M., + , T-C Aug 00* 814-825
MorphoSys, reconfigurable computing syst. *Singh, H., + , T-C May 00* 465-481
Parallel architectures; cf. Systolic arrays
Parallel processing
config. design with proc./transm. costs. *Charcranoon, S., + , T-C Sep 00* 987-991
fault-tolerant proc. arrays based on 1 1/2 -track switches with flexible spare distribs. *Horita, T., + , T-C Jun 00* 542-552
opt. bus-based distributed dyn. barrier mechanism. *Cohen, W.E., + , T-C Dec 00* 1354-1365
optimal hardware-algm. for sorting using fixed size parallel sorting device. *Olariu, S., + , T-C Dec 00* 1310-1324
task allocation on network of processors. *Hsu, T., + , T-C Dec 00* 1339-1353
Teraflops supercomputer, archit. and validation of fault tolerance mechanisms. *Constantinescu, C., T-C Sep 00* 886-894
Parallel processing; cf. Data flow computing; Parallel architectures; Parallel programming
Parallel programming
location consistency, memory model and cache consistency protocol. *Gao, G.R., + , T-C Aug 00* 798-813
opt. bus-based distributed dyn. barrier mechanism. *Cohen, W.E., + , T-C Dec 00* 1354-1365
Parameter estimation; cf. Maximum likelihood estimation
Performance evaluation
dependability anal. for systs. with global spares. *Meng-Lai Yin, + , T-C Sep 00* 958-963
dual band pers. commun. services network, perform. anal. *Yi-Bing Lin, + , T-C Feb 00* 148-159
embedded proc., filtering memory refs. to increase energy efficiency. *Kin, J., + , T-C Jan 00* 1-15
framework for computer perform. eval. using benchmark sets. *Krishnaswamy, U., + , T-C Dec 00* 1325-1338
general purpose proc. and floating-point SIMD instructions, parallelism in geom. proc. *Chia-Lin Yang, + , T-C Sep 00* 934-946
memory hierarchy considerations for cost-effective cluster computing. *Xing Du, + , T-C Sep 00* 915-933
-NUMA multiprocessors, design and eval. of switch cache archit. *Iyer, R.R., + , T-C Aug 00* 779-797
parametric design synthesis of distributed embedded systs. *Kang, D.-I., + , T-C Nov 00* 1155-1169
static real-time transaction systs., similarity-based load adjustment. *Tei-Wei Kuo, + , T-C Feb 00* 112-126
V-NET, versatile network archit. for flexible delay guarantees in real-time networks. *Field, B., + , T-C Aug 00* 841-858
Performance evaluation; cf. Software performance evaluation
Personal communication networks
dual band pers. commun. services network, perform. anal. *Yi-Bing Lin, + , T-C Feb 00* 148-159

+ Check author entry for coauthors

Pipeline arithmetic
delayed addit., accelerating pipelined integer and floating-point accumulations. *Luo, Z., + , T-C Mar 00* 208-218
logarithmic no. syst. arith., pipelined computation. *Chichyang Chen, + , T-C Jul 00* 716-726
Pipeline processing
fault-tolerant proc. arrays based on 1 1/2 -track switches with flexible spare distribs. *Horita, T., + , T-C Jun 00* 542-552
parametric design synthesis of distributed embedded systs. *Kang, D.-I., + , T-C Nov 00* 1155-1169
Pipeline processing; cf. Pipeline arithmetic
Probability
probabilistic loop scheduling for appls. with uncertain execution time. *Tongsima, S., + , T-C Jan 00* 65-80
Processor scheduling
CAN, design and implement. of message scheduling. *Zuberi, K.M., + , T-C Feb 00* 182-188
distributed real-time tasks scheduling with min. jitter. *Di Natale, M., + , T-C Apr 00* 303-316
dyn. rescheduling-based VLIW cross-generation compatibility, rescheduling size invariance. *Conte, T.M., + , T-C Aug 00* 814-825
hard real-time systs., multiple transient faults tolerance for aperiodic tasks. *Liberato, F., + , T-C Sep 00* 906-914
opt. bus-based distributed dyn. barrier mechanism. *Cohen, W.E., + , T-C Dec 00* 1354-1365
parametric design synthesis of distributed embedded systs. *Kang, D.-I., + , T-C Nov 00* 1155-1169
precedence constrained parallel tasks scheduling. *Li, K., + , T-C Oct 00* 1021-1030
probabilistic loop scheduling for appls. with uncertain execution time. *Tongsima, S., + , T-C Jan 00* 65-80
replica determinism and flexible scheduling in hard real-time dependable systs. *Poledna, S., + , T-C Feb 00* 100-111
task allocation on network of processors. *Hsu, T., + , T-C Dec 00* 1339-1353
Program compilers
correl. profiling for predictability of data cache misses in nonnumeric appls. *Mowry, T.C., + , T-C Apr 00* 369-384
Program compilers; cf. Optimizing compilers
Program debugging
flexible, extensible simul. environ. for testing real-time specs. *Brockmeyer, M., + , T-C Nov 00* 1184-1201
Programmable circuits
computer aided design of fault-tolerant appl. specific prog. Processors. *Karri, R., + , T-C Nov 00* 1272-1284
Programmable logic arrays; cf. Field programmable gate arrays
Programmable logic devices
multiple faulty FPGA logic blocks detect. *Wei Kang Huang, + , T-C Jan 00* 48-54
Programming
RT-CRM, real-time channel-based reflective memory. *Shen, C., + , T-C Nov 00* 1202-1214
Programming; cf. Program testing; Software tools
Program processors; cf. Program compilers
Program testing
flexible, extensible simul. environ. for testing real-time specs. *Brockmeyer, M., + , T-C Nov 00* 1184-1201
value reuse extension to basic blocks with compiler support. *Huang, J., + , T-C Apr 00* 331-347
Project engineering; cf. Scheduling
Protocols
commun. protocols, matroid-theoretic soln. to assignment problem in conformance testing. *Ramalingom, T., + , T-C Apr 00* 317-330
hybrid fault model, fault diagnosis agreement. *Hsien-Sheng Hsiao, + , T-C Sep 00* 980-986
multiple modular exponentiation operations, complexity and fast algms. for multiexponentiations. *Dimitrov, V.S., + , T-C Feb 00* 141-147
-NUMA multiprocessors, design and eval. of switch cache archit. *Iyer, R.R., + , T-C Aug 00* 779-797
SuperGrid protocol for high availability and load balancing. *Kumar, A., T-C Oct 00* 1126-1133
Protocols; cf. Access protocols; Memory protocols

Q

Quality of service
QoS negotiation in real-time systs. and its appl. to automated flight control. *Abdelzaher, T.F., + , T-C Nov 00* 1170-1183
RT-CRM, real-time channel-based reflective memory. *Shen, C., + , T-C Nov 00* 1202-1214
scalable hardware priority queue archits. for high-speed packet switches *Moon, S.-W., + , T-C Nov 00* 1215-1227
V-NET, versatile network archit. for flexible delay guarantees in real-time networks. *Field, B., + , T-C Aug 00* 841-858
Queuing theory
file assignment in parallel I/O systs. with min. variance of service time. *Lin-Wen Lee, + , T-C Feb 00* 127-140
scalable hardware priority queue archits. for high-speed packet switches. *Moon, S.-W., + , T-C Nov 00* 1215-1227

R

Random-access storage; cf. SRAM chips
Random number generation
high-quality random nos. generation, 2D cellular automata. *Tomassini, M., + , T-C Oct 00* 1146-1151
Random processes; cf. Queuing theory
Real-time systems
1997 IEEE Real-Time Technologies and Applications Symposium, selected papers (special section). *T-C Nov 00* 1153-1227
1997 IEEE Real-Time Technologies and Applications Symposium, selected papers, special section intro. *Rajkumar, R., T-C Nov 00* 1153-1154
CAN, design and implement. of message scheduling. *Zuberi, K.M., + , T-C Feb 00* 182-188
distributed real-time tasks scheduling with min. jitter. *Di Natale, M., + , T-C Apr 00* 303-316
fault tolerance latency eval. from real-time application's perspectives. *Hagbae Kim, + , T-C Jan 00* 55-64
flexible, extensible simul. environ. for testing real-time specs. *Brockmeyer, M., + , T-C Nov 00* 1184-1201
hard real-time systs., multiple transient faults tolerance for aperiodic tasks. *Liberato, F., + , T-C Sep 00* 906-914
parametric design synthesis of distributed embedded systs. *Kang, D.-I., + , T-C Nov 00* 1155-1169
period-based load partitioning and assignment for large real-time appls. *Abdelzaher, T.F., + , T-C Jan 00* 81-87
priority cognizance in conflict resoln. for firm real-time database systs. *Datta, A., + , T-C May 00* 482-502
QoS negotiation in real-time systs. and its appl. to automated flight control. *Abdelzaher, T.F., + , T-C Nov 00* 1170-1183
real-time data semantics and similarity-based concurrency control. *Kuo, T.-W., + , T-C Nov 00* 1241-1254
replica determinism and flexible scheduling in hard real-time dependable systs. *Poledna, S., + , T-C Feb 00* 100-111
RT-CRM, real-time channel-based reflective memory. *Shen, C., + , T-C Nov 00* 1202-1214
scalable hardware priority queue archits. for high-speed packet switches. *Moon, S.-W., + , T-C Nov 00* 1215-1227
serial-parallel archit. for 2D discrete cosine and inverse discrete cosine transforms. *Lim, H., + , T-C Dec 00* 1297-1309
static real-time transaction systs., similarity-based load adjustment. *Tei-Wei Kuo, + , T-C Feb 00* 112-126
Real-time systems; cf. Embedded systems
Real-Time Technologies and Applications Symposium, 1997 IEEE
selected papers (special section). *T-C Nov 00* 1153-1227
selected papers, special section intro. *Rajkumar, R., T-C Nov 00* 1153-1154
Reconfigurable architectures
degradable VLSI/WSI arrays, reconfiguration algm. *Chor Ping Low, T-C Jun 00* 553-559
delayed addit., accelerating pipelined integer and floating-point accumulations. *Luo, Z., + , T-C Mar 00* 208-218
fault-tolerant proc. arrays based on 1 1/2 -track switches with flexible spare distribs. *Horita, T., + , T-C Jun 00* 542-552
MorphoSys, reconfigurable computing syst. *Singh, H., + , T-C May 00* 465-481
Reduced instruction set computing
general purpose proc. and floating-point SIMD instructions, parallelism in geom. proc. *Chia-Lin Yang, + , T-C Sep 00* 934-946
Redundancy
additional bypass linking, fault-tolerant proc. arrays. *Tsuda, N., T-C May 00* 431-442
Redundant number systems
optimal left-to-right binary signed-digit recoding. *Joye, M., + , T-C Jul 00* 740-748
Reliability; cf. Fault tolerant computing
Rendering (computer graphics)
general purpose proc. and floating-point SIMD instructions, parallelism in geom. proc. *Chia-Lin Yang, + , T-C Sep 00* 934-946

+ Check author entry for coauthors

Residue number systems
residue-based real-time computing systs., struct. for modular multiplier. *Hiasat, A.A., T-C Feb 00* 170-174
Resource allocation
file assignment in parallel I/O systs. with min. variance of service time. *Lin-Wen Lee, +, T-C Feb 00* 127-140
load balancing in multicomputer/distributed systs. equipped with cct. or cut-through switching capability. *Ching-Chih Han, +, T-C Sep 00* 947-957
parallel proc. config. design with proc./transm. costs. *Charcranoon, S., +, T-C Sep 00* 987-991
period-based load partitioning and assignment for large real-time appls. *Abdelzaher, T.F., +, T-C Jan 00* 81-87
precedence constrained parallel tasks scheduling. *Li, K., +, T-C Oct 00* 1021-1030
QoS negotiation in real-time systs. and its appl. to automated flight control. *Abdelzaher, T.F., +, T-C Nov 00* 1170-1183
SuperGrid protocol for high availability and load balancing. *Kumar, A., T-C Oct 00* 1126-1133
Roundoff errors
IEEE compliant floating-point adder that conforms with pipeline packet-forwarding paradigm. *Nielsen, A.M., +, T-C Jan 00* 33-47
rounding algms. for IEEE floating-point multiplication. *Even, G., +, T-C Jul 00* 638-650

S

Safety-critical software
fault tolerance latency eval. from real-time application's perspectives. *Hagbae Kim, +, T-C Jan 00* 55-64
Scheduling
real-time data semantics and similarity-based concurrency control. *Kuo, T.-W., +, T-C Nov 00* 1241-1254
Scheduling; cf. Processor scheduling
Search problems; cf. Tree searching
Security of data; cf. Cryptography
Semiconductor storage
low-power CAM design for LZ data compression. *Kun-Jin Lin, +, T-C Oct 00* 1139-1145
Sequential circuits
AQUILA, equivalence checking syst. for large seq. designs. *Shi-Yu Huang, +, T-C May 00* 443-464
combinat. test generation complexity. *Fujiwara, H., T-C Sep 00* 895-905
isomorph-redundancy in seq. ccts. *Das, D.K., +, T-C Sep 00* 992-997
redundant path delay faults in sync. seq. ccts. *Tekumalla, R.C., +, T-C Mar 00* 277-282
static compaction of test seqs. for sync. seq. ccts. *Pomeranz, I., +, T-C Jun 00* 596-607
sync. seq. ccts., fully specified init. states for testing. *Pomeranz, I., +, T-C Feb 00* 175-182
Sequential machines
on-the-fly algms. and seq. machines. *Frougny, C., T-C Aug 00* 859-863
Shared memory systems
-NUMA multiprocessors, design and eval. of switch cache archit. *Iyer, R.R., +, T-C Aug 00* 779-797
Shared memory systems; cf. Distributed shared memory systems
Shift registers
generalized inversion attack on nonlin. filter generators. *Golic, J.D., +, T-C Oct 00* 1100-1109
test pattern generators for pseudoexhaustive testing. *Srinivasan, R., +, T-C Nov 00* 1228-1240
Signal processing; cf. Data compression; Digital signal processing chips
Simulated annealing
continuous learning automata solns. to capacity assignment problem. *Oommen, B.J., +, T-C Jun 00* 608-620
distributed real-time tasks scheduling with min. jitter. *Di Natale, M., +, T-C Apr 00* 303-316
Simulation; cf. Circuit simulation; Digital simulation; Fault simulation
Software engineering; cf. Formal specification; Formal verification; Software performance evaluation; Software tools
Software performance evaluation
correl. profiling for predictability of data cache misses in nonnumeric appls. *Mowry, T.C., +, T-C Apr 00* 369-384
value reuse extension to basic blocks with compiler support. *Huang, J., +, T-C Apr 00* 331-347
Software reliability; cf. Safety-critical software
Software tools
flexible, extensible simul. environ. for testing real-time specs. *Brockmeyer, M., +, T-C Nov 00* 1184-1201
Sorting
optimal hardware-algm. for sorting using fixed size parallel sorting device. *Olariu, S., +, T-C Dec 00* 1310-1324
Special issues and sections
1997 IEEE Real-Time Technologies and Applications Symposium, selected papers (special section). *T-C Nov 00* 1153-1227
1997 IEEE Real-Time Technologies and Applications Symposium, selected papers, special section intro. *Rajkumar, R., T-C Nov 00* 1153-1154
computer arithmetic (special issue). *T-C Jul 00* 625-766
computer arithmetic, special issue intro. *Koren, I., +, T-C Jul 00* 625-627
defect tolerance of digital systems (special section). *T-C Jun 00* 529-595
defect tolerance of digital systems, special section intro. *Lombardi, F., +, T-C Jun 00* 529-531
Special purpose computers
GF(2^m) proc., VLSI algms., archits., and implement. *Hasan, M.A., +, T-C Oct 00* 1064-1073
Specification languages; cf. Hardware description languages
SPICE
self-timed carry-lookahead adders. *Fu-Chiung Cheng, +, T-C Jul 00* 659-672
SRAM chips
embedded proc., filtering memory refs. to increase energy efficiency. *Kin, J., +, T-C Jan 00* 1-15
testing SRAM-based content addressable memories. *Zhao, J., +, T-C Oct 00* 1054-1063
Standards; cf. IEEE standards
State estimation
commun. protocols, matroid-theoretic soln. to assignment problem in conformance testing. *Ramalingom, T., +, T-C Apr 00* 317-330
Statistical analysis; cf. Maximum likelihood estimation
Storage management
dyn. access ordering for streamed computations. *McKee, S.A., +, T-C Nov 00* 1255-1271
Storage management; cf. Memory protocols
Subscriber loops
dual band pers. commun. services network, perform. anal. *Yi-Bing Lin, +, T-C Feb 00* 148-159
Switching networks; cf. Multiprocessor interconnection networks
Synchronization
location consistency, memory model and cache consistency protocol. *Gao, G.R., +, T-C Aug 00* 798-813
opt. bus-based distributed dyn. barrier mechanism. *Cohen, W.E., +, T-C Dec 00* 1354-1365
System recovery
leader election in asynchronous distributed systs. *Stoller, S.D., T-C Mar 00* 283-284
scalable approach for implementing fault-tolerant DSM archits. *Morin, C., +, T-C May 00* 414-430
Systolic arrays
parallel-in parallel-out systolic arrays for C+AB^2, inversion, and division in GF(2^m). *Chin-Liang Wang, +, T-C Oct 00* 1120-1125
serial-parallel archit. for 2D discrete cosine and inverse discrete cosine transforms. *Lim, H., +, T-C Dec 00* 1297-1309

T

Table lookup
memory constrained cryptosystems, finite field multiplication. *Hasan, M.A., T-C Jul 00* 749-758
Telecommunication; cf. Telecommunication links
Telecommunication channels; cf. Broadcast channels
Telecommunication links
scalable hardware priority queue archits. for high-speed packet switches. *Moon, S.-W., +, T-C Nov 00* 1215-1227
Telecommunication network management; cf. Computer network management
Telecommunication networks; cf. Computer networks; Personal communication networks
Telecommunication services; cf. Quality of service
Telecommunication switching; cf. Demultiplexing; Multiplexing
Telephone lines; cf. Subscriber loops
Telephone networks; cf. Subscriber loops
Testing; cf. Built-in self test; Conformance testing; Logic testing; Program testing
Threshold logic
count-and-threshold mechanisms, discrim. transient from intermittent faults. *Bondavalli, A., +, T-C Mar 00* 230-245
signed digit addit. and related operations with threshold logic. *Cotofana, S., +, T-C Mar 00* 193-207

+ Check author entry for coauthors

Time division multiplexing; cf. Circuit switching; Packet switching
Topology; cf. Graph theory
Traffic control; cf. Air traffic control
Tree data structures
universal data compression based on Burrows-Wheeler transform. *Balkenhol, B., + , T-C Oct 00* 1043-1053
Tree searching
orthogonal drawings computing with min. no. of bends. *Bertolazzi, P., + , T-C Aug 00* 826-840

V

Virtual reality
multimedia file allocation on VC networks using multipath routing. *Pao-Yuan Chang, + , T-C Sep 00* 971-977
Virtual storage; cf. Paged storage
Viterbi decoding
adaptation of Viterbi algm. for diagnosis of multiple bridging faults. *Thibeault, C., T-C Jun 00* 575-587
VLSI
binary hypercubes, area-efficient VLSI layouts. *Patel, A., + , T-C Feb 00* 160-169
optimal hardware-algm. for sorting using fixed size parallel sorting device. *Olariu, S., + , T-C Dec 00* 1310-1324
reconfiguration algm. for degradable VLSI/WSI arrays. *Chor Ping Low, T-C Jun 00* 553-559
scalable hardware priority queue archits. for high-speed packet switches. *Moon, S.-W., + , T-C Nov 00* 1215-1227
VLSI; cf. Wafer-scale integration

W

Wafer-scale integration
fault-tolerant proc. arrays based on 1 1/2 -track switches with flexible spare distribs. *Horita, T., + , T-C Jun 00* 542-552
reconfiguration algm. for degradable VLSI/WSI arrays. *Chor Ping Low, T-C Jun 00* 553-559
Workstation clusters
memory hierarchy considerations for cost-effective cluster computing. *Xing Du, + , T-C Sep 00* 915-933
task allocation on network of processors. *Hsu, T., + , T-C Dec 00* 1339-1353

+ Check author entry for coauthors